• 专利附录
  • 专利说明
  • 权利要求
  • 类似技术
  • 同族专利
  • 引用文献
  • 法律状态
  • 优先权
    • 专利摘要:
    An apparatus comprising a circuit configured to automatically generate a sleep signal upon detecting that one or more chip select signals has been in a first state for a predetermined number of clock cycles.
    公开号:US20010000995A1
    申请号:US09/747,790
    申请日:2000-12-22
    公开日:2001-05-10
    发明作者:Cathal Phelan
    申请人:Cypress Semiconductor Corp；
    IPC主号:G11C5-14
    专利说明:
    [1] 1. This is a continuation of U.S. Ser. No. 09/433,822, filed Nov. 26, 2000. FIELD OF THE INVENTION
    [2] 2. The present invention relates to synchronous integrated circuits generally and, more particularly, to a circuit, architecture and method for reducing power consumption in a synchronous integrated circuit. BACKGROUND OF THE INVENTION
    [3] 3. Present day electrical products often incorporate semiconductor devices. The use of semiconductor devices has enabled electrical products to accomplish tasks more quickly and efficiently than was previously possible. Improvements in the semiconductor devices have included reducing the amount of power consumed by the devices. One way that semiconductor devices can reduce power consumption is a “powered down” or “sleep” mode. In the sleep mode, input buffers and other current sinking elements are disabled. The electronic device enters the “powered down” or “sleep” mode after receiving a power reduction command signal.
    [4] 4. An example of a conventional power reduction command signal is the Jedec-standard “ZZ” signal. A Jedec-standard package for semiconductor devices such as synchronous integrated circuits defines a “ZZ” input pin. The “ZZ” pin is configured to place the device in a “sleep” mode for reducing power consumption. A synchronous integrated circuit (e.g., an SRAM) is clocked with an externally applied clock signal. The “ZZ” sleep command signal can be activated asynchronously relative to the external clock.
    [5] 5. According to conventional approaches, before activating the “ZZ” sleep mode, a synchronous integrated circuit is preferably first deselected by controlling chip enable input signals (e.g., CE and/or CEb). Therefore, to effectively use the reduced power “sleep” mode, (i) a relatively complex setup procedure must be followed, (ii) circuitry must be provided for generating the “ZZ” command signal, and a “ZZ” pin must be provided to receive the “ZZ” command signal. SUMMARY OF THE INVENTION
    [6] 6. The present invention concerns an apparatus comprising a circuit configured to automatically generate a sleep signal upon detecting that one or more chip select signals has been in a first state for a predetermined number of clock cycles.
    [7] 7. The objects, features, and advantages of the present invention include providing a circuit, architecture and method for reducing power consumption in a synchronous integrated circuit that may (i) be implemented without the need for a separate sleep pin (ii) eliminate the need for circuitry to generate a sleep signal, and/or (iii) automatically power down a chip that is deselected or unused after a predetermined length of time. BRIEF DESCRIPTION OF THE DRAWINGS
    [8] 8. These and other objects, features and advantages of the present invention will be apparent from the following detailed description and the appended claims and drawings in which:
    [9] 9.FIG. 1 is a block diagram illustrating a preferred embodiment of the present invention;
    [10] 10.FIG. 2 is a block diagram illustrating the circuit of FIG. 1 implemented in a synchronous integrated circuit;
    [11] 11.FIG. 3 is a timing diagram illustrating signals of the circuit of FIG. 1; and
    [12] 12.FIG. 4 is a block diagram illustrating an alternative embodiment. DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
    [13] 13. Referring to FIG. 1, a block diagram of a circuit 100 is shown in accordance with a preferred embodiment of the present invention. The circuit 100 may have an input 102, an input 104, an output 106, and an output 108. In one example, a chip enable signal (e.g., CE) may be presented to the input 102. However, one or more chip select signals may be presented accordingly to meet the design criteria of a particular application. The signal CE may be in an active state (e.g., chip enabled) or an inactive state (e.g., chip not enabled). A clock signal (e.g., CLK) may be presented to the input 104. The signal CLK may be an external or an internal clock signal.
    [14] 14. The circuit 100 may be configured to generate an internal select signal (e.g., SELECT) at the output 106 in response to the signal CE. However, one or more internal select signals may be generated accordingly to meet the design criteria of a particular application. The circuit 100 may be configured to generate a sleep signal (e.g., AUTO_ZZ) at the output 108 in response to (i) the signal CE and (ii) the signal CLK. The signal AUTO_ZZ may have an active state (e.g., power consumption reduced) and an inactive state (e.g., full power operation). When the signal CE has been in the inactive state for a predetermined number of cycles of the signal CLK (e.g., N), the signal AUTO_ZZ will generally switch from the inactive state to the active state. When the signal CE enters the active state, the signal AUTO_ZZ will generally switch from the active state to the inactive state. The signal AUTO_ZZ may be used as a control signal. The signal AUTO_ZZ may be used, for example, to control the sleep control logic of a synchronous integrated circuit.
    [15] 15. The circuit 100 generally comprises a circuit 110 and a circuit 112. The circuit 110 may be implemented, in one example, as an input buffer. The circuit 112 may be implemented, in one example, as a counter. The circuit 110 may be configured to generate (i) the signal SELECT and (ii) a control signal (e.g., SLEEP) at an output 114 in response to the signal CE.
    [16] 16. The signal SLEEP may be presented to an input 116 of the circuit 112. The circuit 112 may be configured to generate the signal AUTO_ZZ in response to (i) the signal SLEEP and (ii) the signal CLK.
    [17] 17. Referring to FIG. 2, the circuit 100 is shown implemented in the context of a synchronous integrated circuit 120. The synchronous integrated circuit 120 may be, in one example, an SRAM. However, the circuit 100 may be implemented as other types of synchronous circuits to meet the design criteria of a particular implementation. For example, the circuit 120 may be implemented as an application specific integrated circuit (ASIC). The signal CE may be provided by chip select signals of the synchronous integrated circuit 120. The signal CLK may be, in one example, provided by an internal clock buffer/generator 122. The signal SELECT may be presented to select circuitry 124 of the synchronous integrated circuit 120. The signal AUTO_ZZ may be presented to a sleep control 126 of the synchronous integrated circuit 120.
    [18] 18.FIG. 3 is a timing diagram illustrating signals of the circuit 100. A portion 128 illustrates, in an example operation, that when the signal CE is active (e.g., a logic “1”, or HIGH), the signal AUTO_ZZ will generally remain inactive (e.g., a logic “0”, or LOW). When the signal CE becomes inactive (e.g., a logic “0”, or LOW) at a transition 130, the circuit 112 generally counts pulses of the signal CLK beginning with the next edge (e.g., a transition 132). After the predetermined number of clock pulses N have been counted (e.g., a portion 134), the signal AUTO_ZZ generally becomes active (e.g., a logic “1”, or HIGH) at a transition 136. When the signal CE becomes active (e.g., at a transition 138), the signal AUTO_ZZ becomes inactive (e.g., transition 140).
    [19] 19. Referring to FIG. 4, a block diagram of a circuit 100′ is shown. The circuit 100′ is generally implemented similarly to the circuit 100. The circuit 100′ may have an input 142 and/or an input 144. The input 144 may be n-bits wide. A enable signal (e.g., ZZ_EN) may be presented to the input 142 of the circuit 100′. The signal ZZ_EN may be used to enable or disable generation of the signal AUTO_ZZ. The signal ZZ_EN may be presented, in one example, to the circuit 112′.
    [20] 20. A control signal (e.g., ZZ_CNT) may be presented to the input 144 of the circuit 100′. The signal ZZ_CNT may be n-bits wide. The signal ZZ_CNT may be used to program the predetermined number of clock pulses N. The signal ZZ_CNT may be presented, in one example, to the circuit 112′.
    [21] 21. While the invention has been particularly shown and described with reference to the preferred embodiments thereof, it will be understood by those skilled in the art that various changes in form and details may be made without departing from the spirit and scope of the invention. For example, the present invention may be implemented along with one or more portions of U.S. Pat. Nos. 5,935,255, 5,848,014 and 5,789,952, which are each hereby incorporated by reference in their entirety.
    权利要求:
    Claims (20)
    [1" id="US-20010000995-A1-CLM-00001] 1. An apparatus comprising a circuit configured to automatically generate a sleep signal upon detecting that one or more chip select signals has been in a first state for a predetermined number of clock cycles.
    [2" id="US-20010000995-A1-CLM-00002] 2. The apparatus according to
    claim 1 , wherein each of said one or more chip select signals comprise a chip enable signal.
    [3" id="US-20010000995-A1-CLM-00003] 3. The apparatus according to
    claim 1 , wherein said circuit is further configured to generate one or more internal select signals.
    [4" id="US-20010000995-A1-CLM-00004] 4. The apparatus according to
    claim 3 , wherein said one or more internal select signals correspond to said one or more chip select signals.
    [5" id="US-20010000995-A1-CLM-00005] 5. The apparatus according to
    claim 1 , wherein said circuit is part of a synchronous integrated circuit.
    [6" id="US-20010000995-A1-CLM-00006] 6. The apparatus according to
    claim 5 , wherein said synchronous integrated circuit is an SRAM.
    [7" id="US-20010000995-A1-CLM-00007] 7. The apparatus according to
    claim 5 , wherein said synchronous integrated circuit is an application specific integrated circuit (ASIC).
    [8" id="US-20010000995-A1-CLM-00008] 8. The apparatus according to
    claim 1 , wherein said circuit comprises:
    an input buffer configured to generate a control signal; and
    a counter configured to generate said sleep signal in response to said control signal.
    [9" id="US-20010000995-A1-CLM-00009] 9. The apparatus according to
    claim 1 , wherein said circuit is further responsive to a clock signal.
    [10" id="US-20010000995-A1-CLM-00010] 10. The apparatus according to
    claim 9 , wherein said clock signal comprises an internal clock signal or an external clock signal.
    [11" id="US-20010000995-A1-CLM-00011] 11. The apparatus according to
    claim 1 , wherein said sleep signal is a Jedec-standard “ZZ” signal.
    [12" id="US-20010000995-A1-CLM-00012] 12. The apparatus according to
    claim 1 , wherein said circuit is enabled or disabled in response to an enable signal.
    [13" id="US-20010000995-A1-CLM-00013] 13. A circuit comprising:
    means for automatically generating a sleep signal; and
    means for detecting if one or more chip select signals has been in a first state for a predetermined number of clock cycles, wherein said detecting means controls said generating means.
    [14" id="US-20010000995-A1-CLM-00014] 14. A method for reducing power consumption in a synchronous integrated circuit comprising the steps of:
    (A) automatically generating a sleep signal; and
    (B) detecting if one or more chip select signals has been in a first state for a predetermined number of clock cycles, wherein step (B) controls step (A).
    [15" id="US-20010000995-A1-CLM-00015] 15. The method according to
    claim 14 , wherein said synchronous integrated circuit is an SRAM.
    [16" id="US-20010000995-A1-CLM-00016] 16. The method according to
    claim 14 , wherein step (A) is further responsive to a clock signal.
    [17" id="US-20010000995-A1-CLM-00017] 17. The method according to
    claim 16 , wherein step (B) comprises the sub-steps of:
    (B-1) when a control signal is in a first state, counting a number of pulses of said clock signal;
    (B-2) when said number of pulses counted reaches a predetermined value, setting said sleep signal to a first predetermined state; and
    (B-3) when said control signal is in a second state, (i) resetting said number of pulses counted and/or (ii) setting said sleep signal to a second predetermined state.
    [18" id="US-20010000995-A1-CLM-00018] 18. The method according to
    claim 17 , wherein said predetermined value is programmable.
    [19" id="US-20010000995-A1-CLM-00019] 19. The method according to
    claim 14 , wherein step (B) further comprises:
    generating one or more internal select signals, wherein said one or more internal select signals correspond to said one or more chip select signals.
    [20" id="US-20010000995-A1-CLM-00020] 20. The method according to
    claim 13 , wherein said sleep signal is a Jedec-standard “ZZ” signal.
    类似技术:
    公开号 | 公开日 | 专利标题
    US6363031B2|2002-03-26|Circuit, architecture and method for reducing power consumption in a synchronous integrated circuit
    JP2902434B2|1999-06-07|Voltage conversion circuit in semiconductor integrated circuit
    US6992950B2|2006-01-31|Delay locked loop implementation in a synchronous dynamic random access memory
    US6961278B2|2005-11-01|Synchronous self refresh exit control method and circuit in semiconductor memory device
    US6836437B2|2004-12-28|Method of reducing standby current during power down mode
    US20050110522A1|2005-05-26|Multistage dynamic domino circuit with internally generated delay reset clock
    US6429698B1|2002-08-06|Clock multiplexer circuit with glitchless switching
    US6101144A|2000-08-08|Integrated circuit memory devices having automatically induced standby modes and methods of operating same
    CN1452176B|2012-05-23|Semiconductor memory delay circuit
    US4761572A|1988-08-02|Semiconductor large scale integrated circuit with noise cut circuit
    US5204558A|1993-04-20|Output buffer circuit and method of operation thereof with reduced power consumption
    US5903508A|1999-05-11|Input buffer of memory device for reducing current consumption in standby mode
    US6163219A|2000-12-19|Amplification circuit and integrated circuit having such and controlling method of the amplification circuit
    US6631467B1|2003-10-07|Microcomputer timing control circuit provided with internal reset signal generator triggered by external reset signal
    US6496078B1|2002-12-17|Activating on-chip oscillator using ring oscillator
    US6462613B1|2002-10-08|Power controlled input receiver
    US6759896B2|2004-07-06|Semiconductor integrated circuit and semiconductor memory having a voltage step-down circuit stepping external power supply voltage down to internal power supply voltage
    US4948988A|1990-08-14|Power supply control for low voltage I2 L circuits
    US6868018B2|2005-03-15|Memory circuit, method for manufacturing and method for operating the same
    US20010043504A1|2001-11-22|Semiconductor memory device and synchronous memory
    JP2898450B2|1999-06-02|Semiconductor storage device
    JP2003234649A|2003-08-22|Input/output buffer circuit
    KR0163889B1|1998-12-15|Sleep mode control circuit
    JPH0572297A|1993-03-23|Semiconductor integrated circuit
    US7616033B2|2009-11-10|Apparatus and method for supplying voltage in semiconductor device
    同族专利:
    公开号 | 公开日
    US6166991A|2000-12-26|
    US6363031B2|2002-03-26|
    引用文献:
    公开号 | 申请日 | 公开日 | 申请人 | 专利标题
    US20150023101A1|2013-07-19|2015-01-22|Kabushiki Kaisha Toshiba|Memory system and method of controlling memory system|US5247164A|1989-01-26|1993-09-21|Hitachi Maxell, Ltd.|IC card and portable terminal|
    US5247655A|1989-11-07|1993-09-21|Chips And Technologies, Inc.|Sleep mode refresh apparatus|
    US5254888A|1992-03-27|1993-10-19|Picopower Technology Inc.|Switchable clock circuit for microprocessors to thereby save power|
    US5452434A|1992-07-14|1995-09-19|Advanced Micro Devices, Inc.|Clock control for power savings in high performance central processing units|
    JPH06318123A|1993-05-07|1994-11-15|Nec Ic Microcomput Syst Ltd|Semiconductor integrated circuit|
    US5430393A|1993-05-10|1995-07-04|Motorola, Inc.|Integrated circuit with a low-power mode and clock amplifier circuit for same|
    US5337285A|1993-05-21|1994-08-09|Rambus, Inc.|Method and apparatus for power control in devices|
    US5563839A|1995-03-30|1996-10-08|Simtek Corporation|Semiconductor memory device having a sleep mode|
    US5935255A|1996-02-23|1999-08-10|Cypress Semiconductor Corp.|CPU core to bus speed ratio detection|
    US5789952A|1996-05-01|1998-08-04|Cypress Semiconductor Corporation|Anti-lock CPU clock control method, circuit and apparatus|
    US5848014A|1997-06-12|1998-12-08|Cypress Semiconductor Corp.|Semiconductor device such as a static random access memory having a low power mode using a clock disable circuit|
    JP3790021B2|1997-08-13|2006-06-28|株式会社東芝|Semiconductor memory device|
    US6122221A|1999-02-18|2000-09-19|Cypress Semiconductor Corporation|Scheme for increasing enable access speed in a memory device|KR100587690B1|2004-10-13|2006-06-08|삼성전자주식회사|Address buffer circuit and method controlling address buffer|
    US8359187B2|2005-06-24|2013-01-22|Google Inc.|Simulating a different number of memory circuit devices|
    US7609567B2|2005-06-24|2009-10-27|Metaram, Inc.|System and method for simulating an aspect of a memory circuit|
    DE112006001810T5|2005-06-24|2008-08-21|Metaram Inc., San Jose|Integrated memory core and memory interface circuitry|
    US8060774B2|2005-06-24|2011-11-15|Google Inc.|Memory systems and memory modules|
    US10013371B2|2005-06-24|2018-07-03|Google Llc|Configurable memory circuit system and method|
    US9171585B2|2005-06-24|2015-10-27|Google Inc.|Configurable memory circuit system and method|
    US8041881B2|2006-07-31|2011-10-18|Google Inc.|Memory device with emulated characteristics|
    US8090897B2|2006-07-31|2012-01-03|Google Inc.|System and method for simulating an aspect of a memory circuit|
    US9507739B2|2005-06-24|2016-11-29|Google Inc.|Configurable memory circuit system and method|
    DE112006002300B4|2005-09-02|2013-12-19|Google, Inc.|Device for stacking DRAMs|
    US8089795B2|2006-02-09|2012-01-03|Google Inc.|Memory module with memory stack and interface with enhanced capabilities|
    US9542352B2|2006-02-09|2017-01-10|Google Inc.|System and method for reducing command scheduling constraints of memory circuits|
    US9632929B2|2006-02-09|2017-04-25|Google Inc.|Translating an address associated with a command communicated between a system and memory circuits|
    US8244971B2|2006-07-31|2012-08-14|Google Inc.|Memory circuit system and method|
    US7392338B2|2006-07-31|2008-06-24|Metaram, Inc.|Interface circuit system and method for autonomously performing power management operations in conjunction with a plurality of memory circuits|
    US7580312B2|2006-07-31|2009-08-25|Metaram, Inc.|Power saving system and method for use with a plurality of memory circuits|
    US8209479B2|2007-07-18|2012-06-26|Google Inc.|Memory circuit system and method|
    US7724589B2|2006-07-31|2010-05-25|Google Inc.|System and method for delaying a signal communicated from a system to at least one of a plurality of memory circuits|
    US7386656B2|2006-07-31|2008-06-10|Metaram, Inc.|Interface circuit system and method for performing power management operations in conjunction with only a portion of a memory circuit|
    US20080028135A1|2006-07-31|2008-01-31|Metaram, Inc.|Multiple-component memory interface system and method|
    US8077535B2|2006-07-31|2011-12-13|Google Inc.|Memory refresh apparatus and method|
    US20080028136A1|2006-07-31|2008-01-31|Schakel Keith R|Method and apparatus for refresh management of memory modules|
    US8327104B2|2006-07-31|2012-12-04|Google Inc.|Adjusting the timing of signals associated with a memory system|
    US7590796B2|2006-07-31|2009-09-15|Metaram, Inc.|System and method for power management in memory systems|
    US7472220B2|2006-07-31|2008-12-30|Metaram, Inc.|Interface circuit system and method for performing power management operations utilizing power management signals|
    US7630270B2|2006-08-21|2009-12-08|Texas Instruments Incorporated|Dual mode SRAM architecture for voltage scaling and power management|
    US8796830B1|2006-09-01|2014-08-05|Google Inc.|Stackable low-profile lead frame package|
    US20080082763A1|2006-10-02|2008-04-03|Metaram, Inc.|Apparatus and method for power management of memory circuits by a system or component thereof|
    US8055833B2|2006-10-05|2011-11-08|Google Inc.|System and method for increasing capacity, performance, and flexibility of flash storage|
    US8397013B1|2006-10-05|2013-03-12|Google Inc.|Hybrid memory module|
    US8130560B1|2006-11-13|2012-03-06|Google Inc.|Multi-rank partial width memory modules|
    US8080874B1|2007-09-14|2011-12-20|Google Inc.|Providing additional space between an integrated circuit and a circuit board for positioning a component therebetween|
    US8111566B1|2007-11-16|2012-02-07|Google, Inc.|Optimal channel design for memory devices for providing a high-speed memory interface|
    US8081474B1|2007-12-18|2011-12-20|Google Inc.|Embossed heat spreader|
    US8438328B2|2008-02-21|2013-05-07|Google Inc.|Emulation of abstracted DIMMs using abstracted DRAMs|
    US8386722B1|2008-06-23|2013-02-26|Google Inc.|Stacked DIMM memory interface|
    US8335894B1|2008-07-25|2012-12-18|Google Inc.|Configurable memory system with interface circuit|
    DE202010017690U1|2009-06-09|2012-05-29|Google, Inc.|Programming dimming terminating resistor values|
    KR20160136007A|2015-05-19|2016-11-29|에스케이하이닉스 주식회사|Device for controlling voltage, semiconductor memory device having the same, and method of controlling semiconductor memory device|
    法律状态:
    2002-03-08| STCF| Information on status: patent grant|Free format text: PATENTED CASE |
    2005-09-20| FPAY| Fee payment|Year of fee payment: 4 |
    2009-09-28| FPAY| Fee payment|Year of fee payment: 8 |
    2013-09-26| FPAY| Fee payment|Year of fee payment: 12 |
    2015-03-21| AS| Assignment|Owner name: MORGAN STANLEY SENIOR FUNDING, INC., NEW YORK Free format text: SECURITY INTEREST;ASSIGNORS:CYPRESS SEMICONDUCTOR CORPORATION;SPANSION LLC;REEL/FRAME:035240/0429 Effective date: 20150312 |
    2016-08-11| AS| Assignment|Owner name: SPANSION LLC, CALIFORNIA Free format text: PARTIAL RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT;REEL/FRAME:039708/0001 Effective date: 20160811 Owner name: CYPRESS SEMICONDUCTOR CORPORATION, CALIFORNIA Free format text: PARTIAL RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT;REEL/FRAME:039708/0001 Effective date: 20160811 |
    2016-12-14| AS| Assignment|Owner name: MONTEREY RESEARCH, LLC, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:CYPRESS SEMICONDUCTOR CORPORATION;REEL/FRAME:040911/0238 Effective date: 20160811 |
    2020-11-03| AS| Assignment|Owner name: MORGAN STANLEY SENIOR FUNDING, INC., NEW YORK Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE 8647899 PREVIOUSLY RECORDED ON REEL 035240 FRAME 0429. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTERST;ASSIGNORS:CYPRESS SEMICONDUCTOR CORPORATION;SPANSION LLC;REEL/FRAME:058002/0470 Effective date: 20150312 |
    优先权:
    申请号 | 申请日 | 专利标题
    US09/433,822|US6166991A|1999-11-03|1999-11-03|Circuit, architecture and method for reducing power consumption in a synchronous integrated circuit|
    US09/747,790|US6363031B2|1999-11-03|2000-12-22|Circuit, architecture and method for reducing power consumption in a synchronous integrated circuit|US09/747,790| US6363031B2|1999-11-03|2000-12-22|Circuit, architecture and method for reducing power consumption in a synchronous integrated circuit|
    [返回顶部]